It is very important to study variability of nanodevices because the inability to produce large amounts of identical nanostructures is eventually a bottleneck for any application. In fact variability is already a major concern for CMOS circuits. In this work we report on the variability of dozens of silicon single-electron transistors (SETs). At room temperature their variability is compared with the variability of the most advanced CMOS FET i.e. the ultra thin Silicon-on-Insulator Multiple gate FET (UT SOI MuGFET). We found that dopants diffused from Source -Drain into the edge of the undoped channel are the main source of variability. This emphasizes the role of extrinsic factors like the contact junctions for variability of any nanodevice. © Selection and peer-review under responsibility of FET11 conference organizers and published by Elsevier B.V.
Introduction
We fabricated silicon CMOS SETs starting from the UT SOI MuGFET geometry, with the goal to make very compact structures (10 nm contact separation) with excellent gate control (i.e. large transconductance, large subthreshold swing (SS)). Thanks to the small Source-Drain separation and the small gate capacitance our devices show a delay time of about 2ps for V ds = 1 V at 300K. To be relevant for variability studies we consider a very simple design. where a nanowire (NW) active SOI is covered by a perpendicular nanowire gate (see Fig. 1 ). Spacers are formed on the edges of the gate. The gate and spacers are used as a mask for High Dose Doping (HDD) source-drain implantation (Low Dose Doping implantation can be performed in between). This way we realized a compact, simple, controllable MOS-SET [1] . Fig. 1 . Layout for the MOS-SET: the SOI nanowire is in blue with HDD Arsenic donors as red spheres. The gate is in gray with the self aligned Si 3 N 4 spacers in green. SOI cross section varies between 8 × 30 nm 2 and 20 × 800 nm 2 , Gate length between 20 and 100 nm, spacer width between 15 and 45 nm [5] . Fig. 2 . 300 K source-drain conductance (in siemens) vs gate voltage (in volts) for 383 samples. ON-state conductance varies between 10 −4 and 3 × 10 −6 S @ 300 K depending on the width of the channel ranging from 20 to 100 nm. SS is strongly dependent on the gate length varying from 30 to 100 nm (different colours).
Mass Fabrication
In one batch we produced 17 200mm-wafers with various technological splits. In total more than 30000 single gated or coupled MOS-SETs, were produced. The samples are probed at 300K using an automated probe station. 
Variability
We found that dopants diffused from the highly arsenic doped Source -Drain (HDD) into the edge of the undoped channel (those below the nitride spacers on Fig. 1 ) form the main source of variability [2, 3] . This is valid both at room temperature (FET regime, above and below the threshold voltage) or at low temperature (SET regime). At low temperature the devices worked in the single electron transistor (SET) regime. Dopants diffused from HDD are the main cause of variability and they impact both the amplitude and the phase of the SET oscillations: the former effect comes from their influence on the energy dependence of the tunnelling rate for carriers, the later effects is due to their influence as offset charges [4] [5] [6] . The main identified cause of variability is extrinsic and located in the junction area between the nano-object (here the nanowire silicon channel) and the contacts (here the doped source and drain). This cause will exist in any nano-scale object, whatever its uniformity and cleanliness -once it is contacted to imperfect electrodes.
Therefore the main issue to address the variability of nanodevices is to build better electrode junctions. Using high mobility materials such as graphene and carbon nanotubes or bottom-up approaches with chemically perfect channel cannot help if the problem of contact junctions is not addressed properly. This is particularly important for nanoFETs where short SD distance (small delay time) makes the contact junctions very intrusive
We can solve this problem i) by making very clean junctions -in our case by using steeper dopant concentration gradients or Schottky contacts ii) by using junction-less devices -for instance devices consisting in several switches in series (logic-on-a-wire) iii) by adopting novel fault tolerant logic and computation architectures.
Option i) is actively pursued in main stream CMOS research and our SiSETs will soon benefit from these improvements (steeper gradients, NiSi Schottky barrier. . .). Fig. 3 . TEM micrograph of a SOI nanowire covered by 3 polySi gates (pitch 80nm). Coherent or sequential transfer of electrons along the NW is possible by applying appropriate gate voltages [7] . During these transfers electrons do not hit any junction with HDD source or drain.imperfect electrodes.
Option ii) is illustrated in Fig. 3 where a single undoped SOI nanowire is covered by several gates in series. Such an arrangement can be used to implement new functionalities beyond the simple switch, as for instance electron pumps, coherent adiabatic transfer,...
Option iii) is out of the scope of this short contribution.
Conclusions
For the first time mass production of silicon SETs has been done. At room temperature the devices' variability can be compared with the one obtained for optimized MOSFETs. The dopants in the SD junctions are the main source of variability both in the FET and SET regimes of our devices. The conclusions drawn here are probably valid for most types of nano-electronic devices, including those based on carbon.
